Digital System Design with FPGA: Implementation Using Verilog and VHDL

Digital System Design with FPGA: Implementation Using Verilog and VHDL

By: Cem Unsalan (author), Bora Tar (author)Hardback

In Stock

£61.19 RRP £67.99  You save £6.80 (10%) With FREE Saver Delivery

Description

Master the art of FPGA digital system design with Verilog and VHDL This practical guide offers comprehensive coverage of FPGA programming using the two most popular hardware description languages-Verilog and VHDL. You will expand your marketable electronic design skills and learn to fully utilize FPGA programming concepts and techniques. Digital System Design with FPGA: Implementation Using Verilog and VHDL begins with basic digital design methods and continues, step-by-step, to advanced topics, providing a solid foundation that allows you to fully grasp the core concepts. Real-life examples, start-to-finish projects, and ready-to-run Verilog and VHDL code is provided throughout. * Concepts are explained using two affordable boards-the Basys 3 and Arty * Includes PowerPoint slides, downloadable figures, and an instructor's solutions manual * Written by a pair of experienced electronics designers and instructors

About Author

Cem UEnsalan, Ph.D. established the DSP Laboratory and is a microprocessor and digital signal processing instructor. He is the author of Programmable Microcontrollers with Applications: MSP430 LaunchPad with CSS and Grace. Bora Tar, Ph.D. is a postdoctoral researcher at The Ohio State University. His main research interests include analog and mixed signal integrated-circuit design and energy harvesting and sensor networking applications.

Product Details

  • ISBN13: 9781259837906
  • Format: Hardback
  • Number Of Pages: 400
  • ID: 9781259837906
  • weight: 903
  • ISBN10: 1259837904

Delivery Information

  • Saver Delivery: Yes
  • 1st Class Delivery: Yes
  • Courier Delivery: Yes
  • Store Delivery: Yes

Prices are for internet purchases only. Prices and availability in WHSmith Stores may vary significantly

Close