Specification And Verification Of Systolic Arrays

Specification And Verification Of Systolic Arrays

By: Magdy A. Bayoumi (author), Nam Ling (author)Hardback

Up to 2 WeeksUsually despatched within 2 weeks

Description

Circuits and architectures have become more complex in terms of structure, interconnection topology, and data flow. Design correctness has become increasingly significant, as errors in design may result in strenuous debugging, or even in the repetition of a costly manufacturing process. Although circuit simulation has been used traditionally and widely as the technique for checking hardware and architectural designs, it does not guarantee the conformity of designs to specifications. Formal methods therefore become vital in guaranteeing the correctness of designs and have thus received a significant amount of attention in the CAD industry today.This book presents a formal method for specifying and verifying the correctness of systolic array designs. Such architectures are commonly found in the form of accelerators for digital signal, image, and video processing. These arrays can be quite complicated in topology and data flow. In the book, a formalism called STA is defined for these kinds of dynamic environments, with a survey of related techniques. A framework for specification and verification is established. Formal verification techniques to check the correctness of the systolic networks with respect to the algorithmic level specifications are explained. The book also presents a Prolog-based formal design verifier (named VSTA), developed to automate the verification process, as using a general purpose theorem prover is usually extremely time-consuming. Several application examples are included in the book to illustrate how formal techniques and the verifier can be used to automate proofs.

Contents

Specification and verification of systolic arrays - definitions and related work; systolic temporal arithmetic - a formalism; specification and verification framework; specification and verification of systolic arrays - application examples; VSTA - a special purpose formal verifier for systolic designs; verifying the coorectness of a systolic array for LU; decomposition.

Product Details

  • ISBN13: 9789810238674
  • Format: Hardback
  • Number Of Pages: 128
  • ID: 9789810238674
  • ISBN10: 9810238673

Delivery Information

  • Saver Delivery: Yes
  • 1st Class Delivery: Yes
  • Courier Delivery: Yes
  • Store Delivery: Yes

Prices are for internet purchases only. Prices and availability in WHSmith Stores may vary significantly

Close